Figure 1 from Verilog synthesis of USB 2.0 full-speed device PHY IP | Semantic Scholar
USB 2.0 PHY IP core | Arasan Chip Systems
USB 2.0/HSIC PHY (Host/Device/OTG/Hub) - IP Solution - INNOSILICON
USB 2.0 Full High Speed Solution | NXP Semiconductors
USB 2.0 Full High Speed Solution | NXP Semiconductors
Full Speed USB 2.0 Hub Controller - EEWeb
TUSB1210 data sheet, product information and support | TI.com
USB2 Controller | Cadence
USB 2.0 Full High Speed Solution | NXP Semiconductors
The Next-Generation Interconnect | Mouser
USB3280 | Microchip Technology
USB 2.0 Device Controller for SoC Designs | Cadence IP
Figure 2 from Verilog synthesis of USB 2.0 full-speed device PHY IP | Semantic Scholar
HSIC USB 2.0 PHY IP
DWTB: USB High Speed Inter-Chip (HSIC) IP: What is it? And why should I use it?
Archimago's Musings: MEASUREMENTS: Computer USB port noise, USB hubs and the 8kHz PHY Microframe Packet Noise
XPS USB 2.0 Host Controller
DWTB: USB High Speed Inter-Chip (HSIC) IP: What is it? And why should I use it?
USB 2.0 extender control chipCH317 - NanjingQinhengMicroelectronics
Teledyne LeCroy - USB and USB Type-C® Electrical Test Solutions
USB v2.0 Soft PHY and Device Controller
USB2 PHY | Cadence
HD1080P Webcam with Microphone PC Laptop Desktop USB Webcams Pro Streaming Computer Camera for Video Calling Recording Live Show|Cigarette Lighter| - AliExpress